Websites targeting keyword min typ max delays

Verilog Tutorial - For VLSI Engineers. A Verilog-HDL OnLine tutorial. This is an interactive, self-directed introduction to the Verilog language complete with examples. It covers the full language, including UDPs and PLI.